EP20K100EFC324-3N Programming Manual - Intel

Manufacturer:

Intel

Case Package:

BGA

Description:

Loadable PLD, 2.2ns, CMOS, PBGA324, FINE LINE, BGA-324

Pictures:

3D Model

Symbol

Footprint

Pinout

Product Pictures

Pages guide:

Block Diagram onP9P29P35

Package Outline Dimension onP5

Features Description onP6P9

Specifications onP50P59P62P65

Application Area onP6P36P117

Click page to view the detail

EP20K100EFC324-3N Documents

Intel

117 Pages / 0.67 MByte

Altera

FPGA APEX 20K Family 100K Gates 4160 Cells 250MHz SRAM Technology 1.8V 324Pin FBGA

Intel

Loadable PLD, 2.2ns, CMOS, PBGA324, FINE LINE, BGA-324

Altera

FPGA APEX 20K Family 100K Gates 4160 Cells 250MHz 0.22um Technology 1.8V 324Pin FBGA

Intel

Loadable PLD, 2.2ns, CMOS, PBGA324, FINE LINE, BGA-324

72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.

Matching parts

Alternative parts

Warning risks

Computing costs

File format: *.xlsx, *.xls, *.csv